



 Welcome
 United States Patent and Trademark Office

 IEEE Xplore®
 1 Million Documents
 1 Million Users

Welcome to IEEE Xplore

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search


- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE ANTHROLOGOS

- ☐ Access the IEEE Enterprise File Cabinet


 Your search matched **352** of **1088345** documents.

 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Compiler-assisted multiple instruction word retry for VLIW architectures
Shyh-Kwei Chen; Fuchs, W.K.;

Parallel and Distributed Systems, IEEE Transactions on , Volume: 12 , Issue: 12 , Dec. 2001

Pages:1293 - 1304

[\[Abstract\]](#) [\[PDF Full-Text \(3064 KB\)\]](#) **IEEE JNL**
2 Value prediction in VLIW machines
Nakra, T.; Gupta, R.; Soffa, M.L.;

Computer Architecture, 1999. Proceedings of the 26th International Symposium on , 2-4 May 1999

Pages:258 - 269

[\[Abstract\]](#) [\[PDF Full-Text \(212 KB\)\]](#) **IEEE CNF**
3 The impact of Mpack 2
Purcell, S.;

Signal Processing Magazine, IEEE , Volume: 15 , Issue: 2 , March 1998

Pages:102 - 107

[\[Abstract\]](#) [\[PDF Full-Text \(612 KB\)\]](#) **IEEE JNL**
4 Performance of dynamically scheduling VLIW instructions
Sunghyun Jee; Palaniappan, K.;

System-on-Chip, 2003. Proceedings. International Symposium on , 19-21 Nov. 2003

Pages:7 - 10

[\[Abstract\]](#) [\[PDF Full-Text \(380 KB\)\]](#) **IEEE CNF**
5 Power exploration for embedded VLIW architectures
Sami, M.; Sciuto, D.; Silvano, C.; Zaccaria, V.;

Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference

on , 5-9 Nov. 2000

Pages:498 - 503

[\[Abstract\]](#) [\[PDF Full-Text \(612 KB\)\]](#) IEEE CNF

6 Novel VLIW code compaction method for a 3D geometry processor

Suzuki, H.; Making, H.; Matsuda, Y.;

Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE

2000 , 21-24 May 2000

Pages:555 - 558

[\[Abstract\]](#) [\[PDF Full-Text \(364 KB\)\]](#) IEEE CNF

7 Dynamically scheduling VLIW instructions with dependency information

Sunghyun Jee; Palaniappan, K.;

Interaction between Compilers and Computer Architectures, 2002. Proceedings.

Sixth Annual Workshop on , 3 Feb. 2002

Pages:15 - 23

[\[Abstract\]](#) [\[PDF Full-Text \(390 KB\)\]](#) IEEE CNF

8 On the scheduling algorithm of the dynamically trace scheduled VLIW architecture

Ferreira de Souza, A.; Rounce, P.;

Parallel and Distributed Processing Symposium, 2000. IPDPS 2000. Proceedings.

14th International , 1-5 May 2000

Pages:565 - 572

[\[Abstract\]](#) [\[PDF Full-Text \(172 KB\)\]](#) IEEE CNF

9 An efficient VLIW DSP architecture for baseband processing

Tay-Jyi Lin; Chin-Chi Chang; Chen-Chia Lee; Chein-Wei Jen;

Computer Design, 2003. Proceedings. 21st International Conference on , 13-15

Oct. 2003

Pages:307 - 312

[\[Abstract\]](#) [\[PDF Full-Text \(548 KB\)\]](#) IEEE CNF

10 Energy estimation and optimization of embedded VLIW processors based on instruction clustering

Bona, A.; Sami, M.; Sciuto, D.; Silvano, C.; Zaccaria, V.; Zafalon, R.;

Design Automation Conference, 2002. Proceedings. 39th , 10-14 June 2002

Pages:886 - 891

[\[Abstract\]](#) [\[PDF Full-Text \(687 KB\)\]](#) IEEE CNF

11 An instruction-level energy model for embedded VLIW architectures

Sami, M.; Sciuto, D.; Silvano, C.; Zaccaria, V.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions

on , Volume: 21 , Issue: 9 , Sept. 2002

Pages:998 - 1010

[\[Abstract\]](#) [\[PDF Full-Text \(368 KB\)\]](#) IEEE JNL

12 A code decompression architecture for VLIW processors

Yuan Xie; Wolf, W.; Lekatsas, H.;

Microarchitecture, 2001. MICRO-34. Proceedings. 34th ACM/IEEE International

Symposium on , 1-5 Dec. 2001
Pages:66 - 75

[\[Abstract\]](#) [\[PDF Full-Text \(1018 KB\)\]](#) [IEEE CNF](#)

13 Exploiting parallelism in media processing using VLIW processor

Lv, T.; Ozer, B.; Wolf, W.;

Image Processing, 2003. Proceedings. 2003 International Conference on , Volume:
3 , 14-17 Sept. 2003

Pages:III - 97-100 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(505 KB\)\]](#) [IEEE CNF](#)

14 VLIW operation refinement for reducing energy consumption

Hirnschrott, U.; Krall, A.;

System-on-Chip, 2003. Proceedings. International Symposium on , 19-21 Nov.
2003

Pages:131 - 134

[\[Abstract\]](#) [\[PDF Full-Text \(371 KB\)\]](#) [IEEE CNF](#)

15 Exploiting conditional instructions in code generation for embedded VLIW processors

Leupers, R.;

Design, Automation and Test in Europe Conference and Exhibition 1999.
Proceedings , 9-12 March 1999

Pages:105 - 109

[\[Abstract\]](#) [\[PDF Full-Text \(100 KB\)\]](#) [IEEE CNF](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [11](#) [12](#) [13](#) [14](#) [15](#) [16](#) [17](#) [18](#) [19](#) [20](#) [21](#) [22](#) [23](#) [24](#)
[Next](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC](#)
[Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

L Number	Hits	Search Text	DB	Time stamp
4	5	("4707800" "4768160" "4914617" "5047975" "5327369").PN.	USPAT	2004/11/02 10:39
5	4	5959874.URPN.	USPAT	2004/11/02 10:39
6	150	708/524,518,490.ccls. and sum and difference	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/02 12:16
7	125	(708/524,518,490.ccls. and sum and difference) and acc\$5	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/02 12:16
9	82	(708/524,518,490.ccls. and sum and difference) and accumulat\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/02 12:17
10	37	((708/524,518,490.ccls. and sum and difference) and accumulat\$3) and invert\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/02 12:25
11	50	708/710.ccls. and sum and difference\$1	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/02 13:25
12	30	(VLIW adj instruction\$1) and 708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/02 13:50
13	15	mai.xp. and 708/518.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/02 13:50
14	10	("4707800" "4768160" "5189636" "5327369" "5390135" "5493524" "5757685" "5883824" "5933362" "6003125").PN.	USPAT	2004/11/02 13:52
15	2	6449629.URPN.	USPAT	2004/11/02 13:52
-	21975	708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/03/25 14:39
-	1887	pack\$3 and 708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/25 09:45
-	1267	(parallel or simultaneous) and (pack\$3 and 708/\$.ccls.)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/25 09:46
-	194	((parallel or simultaneous) and (pack\$3 and 708/\$.ccls.)) and unpack\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/25 09:46
-	21975	708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/11/25 18:29

-	5281	invert\$3 and 708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:29
-	2077	(saturat\$3 or scal\$3) and (invert\$3 and 708/\$.ccls.)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:30
-	1109	(sign or signed) and ((saturat\$3 or scal\$3) and (invert\$3 and 708/\$.ccls.))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:30
-	1092	((sign or signed) and ((saturat\$3 or scal\$3) and (invert\$3 and 708/\$.ccls.))) and add\$7	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:31
-	29	((sign or signed) and ((saturat\$3 or scal\$3) and (invert\$3 and 708/\$.ccls.))) and add\$7) and bitwise	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:39
-	741	complement\$3 and (((sign or signed) and ((saturat\$3 or scal\$3) and (invert\$3 and 708/\$.ccls.))) and add\$7)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:39
-	571	carry and (complement\$3 and (((sign or signed) and ((saturat\$3 or scal\$3) and (invert\$3 and 708/\$.ccls.))) and add\$7))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:40
-	63	708/670-714.ccls. and (carry and (complement\$3 and (((sign or signed) and ((saturat\$3 or scal\$3) and (invert\$3 and 708/\$.ccls.))) and add\$7)))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/25 18:40
-	3	5959874.URPN.	USPAT	2003/11/25 19:04
-	5	("4648059" "4761759" "5148386" "5412588" "5793655").PN.	USPAT	2003/11/25 19:06
-	2	5957996.URPN.	USPAT	2003/11/25 19:06
-	6	("2823855" "2799450" "3083910" "2872107" "3584206" "3571582").PN.	USPAT	2003/11/25 19:08
-	54	(9-bit\$1 or (nine adj bit\$1)) and 708/670-714.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2003/11/26 09:49
-	22277	708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/03/25 14:39
-	7563	708/\$.ccls. and parallel	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/03/25 14:39
-	116	(708/\$.ccls. and parallel) and VLIW	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/03/25 14:41

-	49	((708/\$.ccls. and parallel) and VLIW) and (SIMD or MIMD)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/03/25 14:41
-	103	(saulsbury.in. and ashley.in.) or (rice.in. and daniel.in.)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:17
-	2	(immediate\$1 adj value\$1) and ((saulsbury.in. and ashley.in.) or (rice.in. and daniel.in.))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:35
-	2677	vliw	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:35
-	2629	vliw and instruction\$1	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:35
-	483	vliw adj instruction\$1	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:35
-	84	(vliw adj instruction\$1) and SIMD	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:36
-	13	((vliw adj instruction\$1) and SIMD) and 708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:37
-	10	(difference\$1 or sum) and (((vliw adj instruction\$1) and SIMD) and 708/\$.ccls.)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:52
-	6741	simn	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:52
-	6749	simn or simn9	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 14:29
-	5	(simn or simn9) and 708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 13:52
-	1281	(simn or simn9) and instruction\$1	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 14:30
-	4	((simn or simn9) and instruction\$1) and 708/\$.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/11/01 14:31

-	32	"0059237"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/11/01 15:10
---	----	-----------	---	---------------------



US Home | Intel Worldwide

Where to Buy | Training & Events | Contact Us | About Intel

Search

Advanced

Resource
Centers

Products

Solutions
& ServicesTechnologies
& TrendsSupport
& Downloads

Intel.com Search

Site Map

Downloads

Contact Us

Technical Support

Online Subscriptions

Intel protected content
only available to
Program Members and
Premier Providers

Searched for VLIW site: www.intel.com/intelpress

Results 1 - 6 of about 6 Search took 0.11 seconds.

[PDF]Introduction

... 1 Chapter 1 Introduction CISC, RISC, VLIW, and EPIC Architectures The first commercial microprocessor was the Intel 4004, introduced by Intel Corporation more ...
www.intel.com/intelpress/chapter-scientific.pdf

[PDF]Contents

... vii Contents Preface xv Chapter 1 Introduction 1 CISC, RISC, VLIW, and EPIC Architectures
1 CISC and RISC 1 Parallel Execution 2 VLIW 3 EPIC 4 64-Bit Computing ...
www.intel.com/intelpress/toc-scientific.pdf

[PDF]Introduction

... the work. EPIC builds on the abilities of a very long instruction word (VLIW) machine
by allowing the selection of instructions to be executed in parallel to ...
www.intel.com/intelpress/chapter-itanium.pdf

Intel Press - Technical Books for Intel(R) Itanium(R) ...

... processor family. This book will help you to harness the power of Intel's new
line of very long instruction word (VLIW) processors. More about this book. ...
www.intel.com/intelpress/books/itaniumprocessorbooks.htm?iid=search&-32k

Intel Press - Programming Itanium(R)-based Systems

... family. Programming Itanium-based Systems will help you to harness the power of Intel's
new line of very long instruction word (VLIW) processors by providing: ...
www.intel.com/intelpress/sum_programmingitanium.htm - 40k

[PDF]Introduction

... are already there. Compiler Technology EPIC also builds on the abilities of a VLIW
machine by allowing the selection of instructions to be executed in parallel ...
www.intel.com/intelpress/chapter-programmingitanium.pdf

Result Page:

1

[Advanced Search](#) [Search Tips](#)

Search

☒ Search within results ☐ New search[Back to top](#)[Site Index](#) | [Legal Information](#) | [Privacy Policy](#) | [Contact Us](#)

©2004 Intel Corporation